RTL to gate-level, in your browser.

Write Verilog on the left, choose a target, and synthesize. You'll get gate counts, the cell breakdown, and a netlist you can download. Close the tab when you're done and the workspace is gone.

hit Synthesize to run.

Playground sessions don't persist. Download anything you want to keep.